cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
8,649 Views
Registered: ‎05-29-2014

how to edit bram controller+bram memory size?

Jump to solution

Vivado 2015.1

In my block design am implementing the following structure (see figure)

 

Capture1.PNG

 

When I try to edit the bram controller or the bram parameters (size, data width) all is greyed and it is not possible to change anything except the data width. Why?

 

Capture2.PNG

 

Capture3.PNG

 

Capture4.PNG

 

Is there a way to setup the dimensions of my own memory block?

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
15,466 Views
Registered: ‎02-14-2014

Re: how to edit bram controller+bram memory size?

Jump to solution

Hello @davide.camerano,

 

If you check page #72 from below product guide, you will find that the values of these greyed out parameters are automatically propagated during the design validation from the master, when using IP Integrator.

http://www.xilinx.com/support/documentation/ip_documentation/axi_bram_ctrl/v4_0/pg078-axi-bram-ctrl.pdf

Regards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
Highlighted
Xilinx Employee
Xilinx Employee
8,647 Views
Registered: ‎08-01-2008

Re: how to edit bram controller+bram memory size?

Jump to solution
You can edit depth in address editor
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
8,647 Views
Registered: ‎08-01-2008

Re: how to edit bram controller+bram memory size?

Jump to solution
http://forums.xilinx.com/t5/Design-Tools-Others/Block-memory-generator-v8-2-Vivado-2014-1-stand-alone-mode-port/td-p/470142
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
15,467 Views
Registered: ‎02-14-2014

Re: how to edit bram controller+bram memory size?

Jump to solution

Hello @davide.camerano,

 

If you check page #72 from below product guide, you will find that the values of these greyed out parameters are automatically propagated during the design validation from the master, when using IP Integrator.

http://www.xilinx.com/support/documentation/ip_documentation/axi_bram_ctrl/v4_0/pg078-axi-bram-ctrl.pdf

Regards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

View solution in original post

0 Kudos