We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor to_skishor
Registered: ‎01-20-2009

system integration

hi edv,

I'm using ISE 9.1 with updated webpack. I'm Integrating my code in which there are about 20-25 child modules.

Each time I add one module and test either it's properly responding or not. Later I'm adding another and repeating the same.

So I know my lower module's net list will not change at all. However some extra control signal will be tapped and connected.

Therefore I feel I'm wasting time in re-generating net list again and again.


Is there any way out by which I can just update the netlist for currenly added module and rest will remain as it was?


If yes how do I take advantage of it?

Pl. help.




0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎08-15-2007

Re: system integration


Yes, use Partitions --> http://www.xilinx.com/itp/xilinx10/isehelp/ds_c_overview.htm


In summary, for each child submodule, you can preserve the synthesis netslist, placing and/or routing.  So if the child module has been left untouch, the tools does not re-synthesize or re-implement that child.


Use the link above, as well as the "See Also" links in that page, for further information on how to use partitions.  


Hope this helps.

0 Kudos