cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
kathy1
Adventurer
Adventurer
8,287 Views
Registered: ‎02-11-2014

`timescale create any clocking issue during FPGA implemenation

Jump to solution

Hi,

Can we include `timescale in our implemeation code? or do we need to comment it during synthesis and implemation?? 

 

thanks

kathy

0 Kudos
1 Solution

Accepted Solutions
muravin
Scholar
Scholar
14,905 Views
Registered: ‎11-21-2013

Kathy,

 

`timescale is not a synthesis directive, and therefore you can have it in your RTL.

 

BR

Vlad

Vladislav Muravin

View solution in original post

0 Kudos
2 Replies
muravin
Scholar
Scholar
14,906 Views
Registered: ‎11-21-2013

Kathy,

 

`timescale is not a synthesis directive, and therefore you can have it in your RTL.

 

BR

Vlad

Vladislav Muravin

View solution in original post

0 Kudos
muzaffer
Teacher
Teacher
8,269 Views
Registered: ‎03-31-2012
`timescale and any time delays in RTL are ignored by synthesis so it's OK to leave them in.
- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos