cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
957 Views
Registered: ‎11-01-2015

A question about PR used in UltraScale

Jump to solution

Hi, 

 

It is said that the height of a Pblock for a RP must be a clock region, so if the height is two or more clock regions, is it be supported?

 

Thanks,

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
893 Views
Registered: ‎11-17-2008

@araongao2015,

 

In UltraScale and UltraScale+, you can draw any shape you'd like and Vivado will automatically snap to legal boundaries. When creating pblocks in the Vivado IDE, take a look at the shading -- this indicates the resources that have been selected for the Reconfigurable Partition.  Use the hd_visual scripts to explicitly view the tiles identified for placement and routing (they'll be different) for your RP -- see UG909 for more info here.

 

The granularity of the bitstream will align vertically with clock regions, but you do not have to manually align the pblocks to this edge, as Hong notes.  In fact, if you leave the height just short of the clock region boundary, Vivado will use that gap for just RM routing, but keep it free for static logic placement (and routing).  And yes, an RP can be multiple clock regions high, even as high as the full device, including for SSI devices.

 

thanks,

david.

View solution in original post

2 Replies
Highlighted
Moderator
Moderator
950 Views
Registered: ‎11-04-2010

Hi, @araongao2015 ,
It's suggested to have the height of a Pblock for a RP to be aligned with the height of clock region.  Not MUST.
Yes, you can make a pblock for a RP with height of two or more clock regions.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Highlighted
Xilinx Employee
Xilinx Employee
894 Views
Registered: ‎11-17-2008

@araongao2015,

 

In UltraScale and UltraScale+, you can draw any shape you'd like and Vivado will automatically snap to legal boundaries. When creating pblocks in the Vivado IDE, take a look at the shading -- this indicates the resources that have been selected for the Reconfigurable Partition.  Use the hd_visual scripts to explicitly view the tiles identified for placement and routing (they'll be different) for your RP -- see UG909 for more info here.

 

The granularity of the bitstream will align vertically with clock regions, but you do not have to manually align the pblocks to this edge, as Hong notes.  In fact, if you leave the height just short of the clock region boundary, Vivado will use that gap for just RM routing, but keep it free for static logic placement (and routing).  And yes, an RP can be multiple clock regions high, even as high as the full device, including for SSI devices.

 

thanks,

david.

View solution in original post