cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
franko
Visitor
Visitor
12,560 Views
Registered: ‎04-06-2010

Error while Reconfiguration with ICAP

Hello Everybody,

in new to PR and need some Help.

I made an Design that looks similar to the one Shown in UG744. Everything works fine, even Running SW on the MicroBlaze and reconfiguration the PRR. But when I try to use the ICAP to reconfigurate the PRR the MicroBlaze gets destroyed and just an full Re-Programming gets it back to life. 

I use the ICAP-Test Software from the UG744 and Stored my Bit Files in the CF Card. The .bit Files are found and it starts writing the data into the ICAP Buffer until "SectorNumber" 8 should be read. Then the System freezes and just the full Re-Programming helps. 

Does Anyone know this Problem an may help me?

 

thx 

 

0 Kudos
6 Replies
martink
Xilinx Employee
Xilinx Employee
12,504 Views
Registered: ‎02-20-2008

Hello Franko,

 

don't know which device you are using, however in case you are on a Virtex-5: have you constrained the nets going to and from the ICAP with a MAX_DELAY?

The ICAP in Virtex-5 is not considered as a synchronuous element even though it is clocked and hence the PERIOD-constraint does not cover its connected nets.

 

Cheers,

 

M.

0 Kudos
anandy
Observer
Observer
12,262 Views
Registered: ‎05-09-2010

does this apply to the virtex 4 as well ?

0 Kudos
danders
Contributor
Contributor
12,206 Views
Registered: ‎08-16-2007

The ICAP is not considered to be a synchronous element in any device and in order to constrain it you must use the MAX_DELAY constraint.

0 Kudos
davidd
Xilinx Employee
Xilinx Employee
12,195 Views
Registered: ‎11-17-2008

We have introduced a timing model for the ICAP in Virtex-6 (and beyond), so it can be covered by standard timing constraints (PERIOD, etc.).  With Virtex-4 and Virtex-5, MAXDELAY constraints must be used.  More information is given on page 38 of the Partial Reconfiguration User Guide:

 

http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_3/ug702.pdf

 

thanks,

david.

0 Kudos
rbonamy
Visitor
Visitor
12,146 Views
Registered: ‎03-10-2010

Hi,

 

I have exactly the same problem.

 

I fixed the following constraints (as recommended in UG702)  :

NET "xps_hwicap_0/xps_hwicap_0/HWICAP_CTRL_I/icap_datain<*>" MAXDELAY = 2 ns;

NET "xps_hwicap_0/xps_hwicap_0/HWICAP_CTRL_I/icap_ce" MAXDELAY = 2 ns;

NET "xps_hwicap_0/xps_hwicap_0/HWICAP_CTRL_I/icap_we" MAXDELAY = 2 ns;

(I do not have "icap_statemachine_I1/Icap_datain<*>"  nets)

 

I applied UG744 but with a different ngc file. The microblaze always hangs at the same place, no matter what is inside the PRR.

When the microblaze is hanged, if I perform a PR via JTAG, the microblaze continues and finishes the reconfiguration.

 

Do you have any idea about this problem?

Can it be a problem with the PLB bus?

 

Regards.

 

 

0 Kudos
rbonamy
Visitor
Visitor
12,091 Views
Registered: ‎03-10-2010

For me, PR runs well with 12.1 tools and hwICAP v4, but not in 12.2, 12.3 and 12.4 with hwICAP v5...

0 Kudos