UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer csehydrogen
Observer
804 Views
Registered: ‎07-09-2018

How to remove timestamp from xml files?

Jump to solution

Hi, all

I use git to version control my project.

Annoying part is that there are so many timestamps in .xml (or .bxml) of ip and board design.

So everytime I do something (like resetting ip) in vivado, xml files become out-of-date.

Is there any options to exclude timestamp from xml files?

FPGA newbie http://github.com/csehydrogen
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
787 Views
Registered: ‎11-04-2010

Re: How to remove timestamp from xml files?

Jump to solution
I don't think there is option to exclude timestamp from xml file.
Maybe you can consider version control your source code files and tcl script directly.
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

1 Reply
Moderator
Moderator
788 Views
Registered: ‎11-04-2010

Re: How to remove timestamp from xml files?

Jump to solution
I don't think there is option to exclude timestamp from xml file.
Maybe you can consider version control your source code files and tcl script directly.
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post