cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
439 Views
Registered: ‎01-22-2019

PL to AXI_reg

hi,

I am trying to write something from PL to AXI_reg peripheral and then read it though the ARM and do further processing in SDK.

i have no idea how to do that.

i followed a tutorial.

https://www.beyond-circuits.com/wordpress/tutorial/tutorial13/

But it didnt work.

if anyone can point me in the right direction.

thanks in advance for any help

0 Kudos
6 Replies
Highlighted
Explorer
Explorer
380 Views
Registered: ‎06-09-2015

Re: PL to AXI_reg

Hello @osmaan_khan , tutorial you linked must work! For accessing the Custom AXI IP register you need to create a slave AXI IP, goto its register and connect it with your wire. What are the error you get at following the tutorial linked by you? You might have attached the screenshot or error details here!

Here are few good reference for learning about  "creating basic IP with HDL and adding it on VIVADO IP ripo".

For VHDL: Check Section 4A "Creating IP in VHDL" of Zynq Book Tutorials, and you can also download the source files from the website.

For Verilog: Creating custom IP in Verilog : Tutorial

Hope these helps! If it solves your issue then accept it as solution!

Regards,
krishna@logictronix.com
Highlighted
Visitor
Visitor
361 Views
Registered: ‎01-22-2019

Re: PL to AXI_reg

thats the thing. It does not give out ay errors at all.

i mean if i write a constant value to these registers.It works fine.

But if i tie it to the input wire,nothing gets written on it.

 

0 Kudos
Scholar
Scholar
359 Views
Registered: ‎05-21-2015

Re: PL to AXI_reg

@krishnagaihre,

Let's hope Xilinx fixes the IP created by "Create and Package new IP" soon.  For the past three years, the AXI slaves created that way have had a bug within them that will hang your design.  (i.e. two requests received + a little bit of backpressure -> only one response generated)

Dan

0 Kudos
Highlighted
Scholar
Scholar
358 Views
Registered: ‎05-21-2015

Re: PL to AXI_reg

@osmaan_khan,

It would be easier to comment about any bugs in your logic if you could share it with us.  Can you share at all the logic you are working with?

Dan

0 Kudos
Highlighted
Visitor
Visitor
344 Views
Registered: ‎01-22-2019

Re: PL to AXI_reg

I cant share the code.But ,i ll tell you whats happening.

I get 8 inputs from the PL.and i want to write them to a register an then read them back to ARM and do further processing in C.

But,when i perform memory read in XSCT cosnsole ,noting is written on those locations.

I have confirmed that the inputs are available with the help of ILA.But,it never gets to the slave regs.

 

Thanks guys for the quick responses.I ll post back if i fix it.

 

 

thank you

 

0 Kudos
Highlighted
Scholar
Scholar
337 Views
Registered: ‎05-21-2015

Re: PL to AXI_reg

@osmaan_khan,

Not a problem--many users can't share their designs here.

Let me offer a working example instead, then, that you can look over and examine.

Dan

0 Kudos