UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer uramashi2
Observer
743 Views
Registered: ‎11-13-2017

Partial Configuration with PCIe tandem and one problem

Hello. 

 

I am working with "partial configuration". But I got a error message as shown below.

 

All module is in the only one verilog file. So I got a this error message. 

 

Can I divide the module that I want for PR into another verilog file?

 

Is there other way for this error?

 

please help me.

 

Thanks you.

PR_error.png
0 Kudos
1 Reply
Moderator
Moderator
681 Views
Registered: ‎11-04-2010

Re: Partial Configuration with PCIe tandem and one problem

You can try to put the module of RM into a separated source file.
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos