UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor sjairam
Visitor
850 Views
Registered: ‎05-07-2018

Setting partition pin location (HD.PARTPIN_LOCS) for clocks nets

Hi,

 

I am able to get and set partition pin locations for my interface between two modules. However, I want to do this on clocks too. But get_pplocs returns multiple locations. How should I go about setting partpin locations for this net? (vu095)

 

get_pplocs -pins [get_pins top/uBlkA/iCCLK1 ]

RCLK_CLEL_R_L_X2Y449/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y449/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y389/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y389/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y329/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y329/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y269/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y269/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y209/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y209/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y149/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y149/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y89/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y89/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y29/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y29/CLK_HDISTR_R3

 

 

Thanks

 

 

 

0 Kudos
1 Reply
Visitor sjairam
Visitor
829 Views
Registered: ‎05-07-2018

Re: Setting partition pin location (HD.PARTPIN_LOCS) for clocks nets

Would something as simple as this work?

 

set_property HD.PARTPIN_LOCS {RCLK_CLEL_R_L_X2Y449/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y449/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y389/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y389/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y329/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y329/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y269/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y269/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y209/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y209/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y149/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y149/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y89/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y89/CLK_HDISTR_R3 RCLK_CLEL_R_L_X2Y29/CLK_TEST_BUF_SITE_1_CLK_IN RCLK_DSP_CLKBUF_L_X15Y29/CLK_HDISTR_R3} [get_pins top/uBlkA/iCCLK1 ]

0 Kudos