UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor noureddineas
Visitor
257 Views
Registered: ‎02-15-2019

Synthesizing and simulating Floating-Point Unit in Vivado

Jump to solution

Hello everybody,

I am trying to study the energy vs. precision tradeoffs for FPU under the Vivdao tool. I am not too familiar with the design integrator, but I found out that there is an IP available for use here https://www.xilinx.com/support/documentation/ip_documentation/floating_point/v7_1/pg060-floating-point.pdf#G7.300740

The problem is that I didn't find that IP when I go to IP Integrator > Create Block Diagram > Add .. the IP isn't available in the list. Where should I get it from? Am I doing it wrong or should I get from somewhere else?

I tried with Vivado 2018.1 and Vivdao 2017.1 Student Editions.

Best regards,

Noureddine.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
153 Views
Registered: ‎07-11-2019

Re: Synthesizing and simulating Floating-Point Unit in Vivado

Jump to solution

Hello @noureddineas 

I was wondering if you could give me more information regarding your project. 

Is there a specific board or device you are targeting?

I ask this because IP Integrator is Board Aware, meaning that if the board or device you are targeting is not supported with the Floating Point Operator IP, then it will not appear in the IP List. As seen in PG060, the Floating Point Operator IP is only compatible with Ultrascale+, Ultrascale, Zynq-7000, and 7 Series Devices. 

I hope this helps, but if it doesn't, please let me know and I would love to work on a solution with you! 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

 

1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
154 Views
Registered: ‎07-11-2019

Re: Synthesizing and simulating Floating-Point Unit in Vivado

Jump to solution

Hello @noureddineas 

I was wondering if you could give me more information regarding your project. 

Is there a specific board or device you are targeting?

I ask this because IP Integrator is Board Aware, meaning that if the board or device you are targeting is not supported with the Floating Point Operator IP, then it will not appear in the IP List. As seen in PG060, the Floating Point Operator IP is only compatible with Ultrascale+, Ultrascale, Zynq-7000, and 7 Series Devices. 

I hope this helps, but if it doesn't, please let me know and I would love to work on a solution with you! 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------