UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
205 Views
Registered: ‎06-08-2017

UG946 flow not inferring OOC module as black box

Jump to solution

I am trying to modify the script in UG946 to use HD design flow with my modules. When I open the top synthesized design checkpoint, the OOC module is not a black box. In the tutorial, the OOC modules are all black boxes after the topSynth step. Why doesn't this happen with my OOC module?

Thanks for the help.

Daniel

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
189 Views
Registered: ‎06-08-2017

Re: UG946 flow not inferring OOC module as black box

Jump to solution

I figured it out:

In the tutorial there is a top.prj file, and .prj files for each OOC module.

In the top.prj the have lines like:

verilog work "hdl/blackbox/usbf_bb.v"
verilog work "hdl/blackbox/or1200_bb.v"

Where the _bb files are empty. For example.

module usbf(signal names)
<signal declarations>
endmodule

I just did the same thing with the module I wanted to be a black box and it worked.

0 Kudos
1 Reply
Explorer
Explorer
190 Views
Registered: ‎06-08-2017

Re: UG946 flow not inferring OOC module as black box

Jump to solution

I figured it out:

In the tutorial there is a top.prj file, and .prj files for each OOC module.

In the top.prj the have lines like:

verilog work "hdl/blackbox/usbf_bb.v"
verilog work "hdl/blackbox/or1200_bb.v"

Where the _bb files are empty. For example.

module usbf(signal names)
<signal declarations>
endmodule

I just did the same thing with the module I wanted to be a black box and it worked.

0 Kudos