UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer hakaeng
Observer
232 Views
Registered: ‎09-12-2018

UG947 lab 7 on zcu102 - partial bitstream format

I am trying to run Lab 7 in UG947 on a ZCU102 device (using Vivado 2019.1). In Step2 stage 20 the script for creating the partial bitstreams sets CONFIG_MODE to SELECTMAP32 for Ultrascale+ devices, however, there is no such configuration for the ZCU102 device. How do I properly perform the partial bitstream formating for Ultrascale+ MPSoC devices?

0 Kudos