06-14-2019 05:51 PM
In Block Diagram I want to change the external port name (the port is a part of the custom interface). For some reason Vivado (2018.3) does not allow to do this. At least under External Port Properties window. Could you please let me know how to change the names. I hope this is possible.
I have another design (older one) and the names were adjusted. I have attached a file showing a block with the interface and used internal names, the external port in my design and the port with the modified names (another project).
06-14-2019 09:24 PM
Please read make_wrapper command from UG835, this command makes a top-level wrapper for your Block Designs
using this command make a wrapper(wrapper_1) which will instantiate your block design and then make another wrapper (wrapper_2).
Now use these wrapper such that wrapper_1 is instantiated in wrapper_2. and now using port mapping in instantiations you can rename the top level ports in wrapper_2 as per your convinence.
06-18-2019 09:32 AM
I already have the Top Level FPGA file. I had to change the name in that file to generate the image. My intention was to change the names on the wrapper 1 level. I know that this somehow was done by the person who originally did a design. Also, I almost positive that this was done in GUI. Any suggestions?