UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer toku
Observer
400 Views
Registered: ‎08-30-2017

XAPP1256: Error : Tile INT_L_X18Y89 contains interregion signals connecting more than one pair of isolation groups.

Hi,

at the moment I try to make a design according to XAPP1256 (Isolation Design Flow, IDF).

 

There is one Error left that ist reported from the VIV:

Tile INT_L_X18Y89 contains interregion signals connecting more than one pair of isolation groups. Net design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_RESET1_N connects {pblock_keccak_1_ISO_Wrapper pblock_ps7_ISO_Wrapper} but net design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_RESET0_N connects {pblock_keccak_0_ISO_Wrapper pblock_ps7_ISO_Wrapper}.

 

The reset signals (comming form the PS Zynq-7000) are connected to the same tile (see Attachment). For an design with IDF this is not allowed.

 

Question: How can I connect one of the reset signals to another Tile?

 

IDF_Error_Tile_1.jpg
0 Kudos