UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie rkincaid
Newbie
3,345 Views
Registered: ‎06-12-2009

CPLD Reports - Errors/Warnings

When I look at my CPLD Reports - Errors/Warnings I get the following:

 

[Warning]:INFO:Cpld - Inferring BUFG constraint for signal 'clock_osc' based upon the LOC constraint 'P38'. It is recommended that you declare this BUFG explicitedly in your design. Note that for certain device families the output of a BUFG constraint can not drive a gated clock, and the BUFG constraint will be ignored.

 

I am not sure what this means? Can anyone explain?

 

Thanks!

0 Kudos