UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer brucekaraffa
Observer
7,618 Views
Registered: ‎06-06-2014

Default state of VIO output signals

If I instantiate a chipscope VIO core in an FPGA what are states of the output signals if there is no JTAG connection to the FPGA?  Are the outputs at logic 0 or logic 1?

Tags (1)
1 Reply
Participant bcarltontrex
Participant
2,346 Views
Registered: ‎01-30-2017

Re: Default state of VIO output signals

@brucekaraffa This is set when you customize the IP. Under the PRO_OUT Ports(x..y) tab, there is an Initial Value (in hex).

 

These names from Vivado 2016.4.

0 Kudos