We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design and Debug Techniques Blog

Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Xilinx Employee
Xilinx Employee

A lot of FPGA designs can struggle to hit their required performance targets. The reasons for this are varied but here is a list of some possible causes:

  • Not following the UltraFast Design Methodology
  • Poor timing constraints
  • Over utilization
  • Too many control sets
  • Sub-optimal clocking
  • High number of logic levels for target performance
  • Bad floorplans
  • Routing congestion
  • Tool optimization limited due to constraints

In this blog find out how 'report_qor_suggestions' can enhance your productivity by automating solutions to problems that limit FPGA performance.


Read more
17 0 632