UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design and Debug Techniques Blog

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Xilinx Employee
Xilinx Employee

One of the new data types in SystemVerilog is the union.

A union allows you to refer to a single section of data in different ways.

This article will talk about how to use unions and how the synthesis tool deals with them.

Read more...

Read more
4 0 378