Design and Debug Techniques Blog

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Moderator
Moderator

This entry in the AXI Basics Series shows how the Xilinx AXI Verification IP can be used to simulate an AXI4-Lite master interface. We also look in detail at AXI4-Lite Read/Write transactions.

Read more...

Read more
2 0 941