UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design and Debug Techniques Blog

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Moderator
Moderator

The Vivado Integrated Design Environment supports Universal Verification Methodology (UVM) when using Vivado Simulator.

This blog entry covers the steps to create a UVM example design in Vivado.

Read more...

Read more
2 0 396
Moderator
Moderator

Modern RF signal chains demand extremely high data converter performance across multiple channels. This means that for Xilinx RF Data Converters a key requirement is to have synchronization across multiple ADC/DAC tiles, RFSoC devices and even boards. 

Find out how Xilinx provides the solution to the Multi-Tile Synchronization problem to enable Beamforming, Massive MIMO and Phased Array Radar

Read more...

Read more
7 0 629