Design and Debug Techniques Blog - Page 2

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog - Page 2

Moderator
Moderator

The Vivado Integrated Design Environment supports Universal Verification Methodology (UVM) when using Vivado Simulator.

This blog entry covers the steps to create a UVM example design in Vivado.

Read more...

Read more
5 0 813
Moderator
Moderator

Modern RF signal chains demand extremely high data converter performance across multiple channels. This means that for Xilinx RF Data Converters a key requirement is to have synchronization across multiple ADC/DAC tiles, RFSoC devices and even boards. 

Find out how Xilinx provides the solution to the Multi-Tile Synchronization problem to enable Beamforming, Massive MIMO and Phased Array Radar

Read more...

Read more
12 0 1,080