UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design and Debug Techniques Blog

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Xilinx Employee
Xilinx Employee

Incremental synthesis is a production feature since the 2019.1 release. It addresses the need for fast iterations during the synthesis phase, significantly reducing compile time while also ensuring predictable results, with no cost of QoR loss.

Read more...

Read more
6 0 598
Xilinx Employee
Xilinx Employee

This blogs entry covers how to save compile time using the incremental implementation technique.

Read more...

Read more
4 0 534
Xilinx Employee
Xilinx Employee

Compile time is always a key concern in design cycles. In this blog, we will cover the techniques for design compile time reduction, following the flow of design entry, synthesis, and implementation. This blog will be updated regularly, with more subtopics links added as they completed.

Read more...

Read more
6 0 478
Xilinx Employee
Xilinx Employee

Clock gating in RTL is a common way of reducing power in ASICs, however it not translate well to FPGAs.  Because of that, FPGA synthesis tools will have a feature that can convert gated clocks.  This article will speak to how Vivado Synthesis converts gated clocks and how to control the feature.

Read more...

Read more
4 2 582