In the design cycle, users can have multiple versions of projects which use the same IPs with the same configurations. Rerunning the whole project can cause regeneration of the IPs every time, and is time-consuming.
In the Vivado project settings, the user IP repositories allow users to add their own IP to the Vivado IP catalog and when used alongside a Remote IP Cache, compile times can significantly reduce. This blog entry explains how to set this up.
You can find all of the entries in the Saving Compile Time Series here.
Incremental synthesis is a production feature since the 2019.1 release. It addresses the need for fast iterations during the synthesis phase, significantly reducing compile time while also ensuring predictable results, with no cost of QoR loss.
Compile time is always a key concern in design cycles. In this blog, we will cover the techniques for design compile time reduction, following the flow of design entry, synthesis, and implementation. This blog will be updated regularly, with more subtopics links added as they completed.