Timing closure can be a challenging task in the FPGA design process.  Underestimating the complexity of the task often leads to unrelenting schedule pressure. Xilinx provides many tools to help shorten timing closure, which allows for quicker product time to market. This blog post describes one method to reduce the effort of failing timing path analysis.