This blog entry is the fifth and last lab in a series which is targeted at beginners in FPGA design entry using Vivado.

This last lab helps you to understand Mixed Flow, where design entry could be a mix of RTL, IP, and HLS generated IP.  Completion of earlier labs is helpful for execution of this lab.

This blog entry is the fourth lab in a series targeted at beginners in FPGA design entry using Vivado.

This lab covers design entry using IP Integrator. Each step includes a screen shot for the user to refer to as they try it out.

This blog entry is the third lab in a series targeted at beginners in FPGA design entry using Vivado.

This third lab covers IP and RTL generation from C++ input using the High Level Synthesis (HLS) flow.

Each step includes a screen shot for the user to refer to as they try it out.

This blog entry is the second lab in a series targeted at beginners in FPGA design entry using Vivado.

This second lab covers design entry using IP.  Each step includes a screen shot for the user to refer to as they try it out.

This blog entry is the first lab in a series which will be targeted at beginners in FPGA design entry using Vivado.

These labs are organized to give the user a quick start and to help them to get a feel for how the tool flow works. We have picked a very simple design that is easy to understand so that different steps in the flow can be explained easily.

The labs will be presented in this order – RTL Flow, IP based Flow, HLS based Flow, IP Integrator based Flow, and then finally creating a design using a mix of the earlier flows.