UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
186 Views
Registered: ‎07-28-2008

How to hold PS for FPGA programming?

Jump to solution

Debugging system, ZynqMP using SDK debugger to hold PS and program PL works OK. Can't program PL while letting PS freerunning.

I'm wondering if it is possible to design a software wait function to hold PS from running and user takes his time to program PL. When done press a button to run PS.

Please comment.

 

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Scholar drjohnsmith
Scholar
176 Views
Registered: ‎07-09-2009

Re: How to hold PS for FPGA programming?

Jump to solution

You don't need to load the PL at boot time,

   so , yes possible.

its 'just' code.

yo ucanafterall load the PL fomr the JTAG after the PS has booted if yo wanted to .

 

 

0 Kudos
1 Reply
Scholar drjohnsmith
Scholar
177 Views
Registered: ‎07-09-2009

Re: How to hold PS for FPGA programming?

Jump to solution

You don't need to load the PL at boot time,

   so , yes possible.

its 'just' code.

yo ucanafterall load the PL fomr the JTAG after the PS has booted if yo wanted to .

 

 

0 Kudos