UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
138 Views
Registered: ‎05-22-2018

SD card : Longer trace lengths & line driver

Dear All,

My custom board design has a SD card 2.0 for booting the XCZU21DR SoC. As per SD card's general routing guidelines maximum trace length for the SD lines is to be 3000 mils to 4000 mils.

In our case we can not go below 6000 mils. As a solution to this :

1. Can I use a line driver/buffer gate for CLOCK line  to compensate? Is this a good idea ?

2. Do I need to buffer all signals or just CLOCK will do?

Thanks.

--Vikas

0 Kudos
2 Replies
Scholar drjohnsmith
Scholar
131 Views
Registered: ‎07-09-2009

Re: SD card : Longer trace lengths & line driver

You have two choices,

   you can run on 'best parctice' or on simulation

 

personaly, I'd recomend you simulat the board, IBIS models are you  friend here.

 

Xilinx Employee
Xilinx Employee
78 Views
Registered: ‎10-11-2011

Re: SD card : Longer trace lengths & line driver

I agree on the IBIS models. Be sure there are no weird reflection on the zynq side of the SD clock. It's used to sample the data back and a reflection there can really messed up your sampling.

0 Kudos