UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
5,999 Views
Registered: ‎08-18-2011

AXI Address Translation in packaged IP

Jump to solution

I have a packaged ip project that contains a block diagram with an address map and an axi memory mapped input [slave port]

 

I have another block with two axi master outputs that route out to the hdl.

 

I need to connect two instances of the slave block to the master block in the hdl.

 

I can't seem to work out how address translation works for this [below are screenshots to serve as an example]

 

If I instantiate just one slave block - it is accessible at 0x00000000 [its offset address]

 

The addressing in the master block appears to make no difference to where the slave is mapped.

 

Is there a generic I'm supposed to be passing?

 

Block diagram

 

sub_block_diagram.PNG

 

Address Map

 

 

sub_block_addresses.PNG

Packager settings

 

sub_block_ip_options.PNG

 

 

Outer block

 

outer_block_diagram.PNG

 

 

Outer addressing

 

outer_block_addressing.PNG

 

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
9,894 Views
Registered: ‎08-18-2011

Re: AXI Address Translation in packaged IP

Jump to solution

So the answer to all this is that when in the hdl layer - all address translation is done by hand.

 

An exposed axi master does no address translation as it passes into the hdl

2 Replies
Explorer
Explorer
9,895 Views
Registered: ‎08-18-2011

Re: AXI Address Translation in packaged IP

Jump to solution

So the answer to all this is that when in the hdl layer - all address translation is done by hand.

 

An exposed axi master does no address translation as it passes into the hdl

Visitor audiodane
Visitor
5,024 Views
Registered: ‎09-26-2012

Re: AXI Address Translation in packaged IP

Jump to solution
Is there an AXI address translator available? That would seem to be a (relatively) simple IP block to produce. I just ran into that tonight not knowing that an AXI port passed to HDL has no address translation performed.

I suppose I can understand why that might be desirable, but it sure would be nice to have it as a selectable feature (translation vs pass-through)!

..dane
http://audiodane.dandk.org
0 Kudos