02-27-2018 01:02 PM
*I try to send data from one Zynq chip to another Zynq's PS DDR3. But there is problem about the addressing and I have received VDMADecErr error from VDMA in Master side. I gave address [2000_0000 to 3FFF_FFFF] to VDMA for AXI Chip2Chip IP, due to the Slave side Zynq PS DDR3. Because addresses of Master and Slave side of an Axi Chip2Chip bus are the exactly the same. But infact at the same time this address falls into the Master side Zynq PS DDR3. Error is this ?
*In this case, how can I send data to Slave side Zynq PS DDR3, by using VMDA in Master side through Axi Chip2Chip ?
You can see whole basic flow below ;
02-27-2018 10:44 PM
03-01-2018 01:48 PM
We have just tried the option you said. But still received VDMADecErr. In fact it is trivial. Because, VDMA could not decode the address [2000_0000], due to the VDMA does not see [2000_0000] in Master side. However same VDMA see address [2000_0000] of Chip2's (slave) PS DDR3 over Axi Chip2Chip.
I am afraid that we could not directly send data from Zynq chip1(master) to Zynq chip2's (slave) PS DDR3 over Axi Chip2Chip. In fact it is seen from this XAPP1160 application note. There is only two cases in that application note ; one is MicroBlaze(Master) - MicroBlaze (Slave) and other is MicroBlaze(Master) - Zynq(Slave) . So there is no our case Zynq(Master) - Zynq(Slave).
03-06-2018 12:54 AM
As AXI system I is different from AXI system II, they can have overlapping addresses.
If you are getting Dec Error on VDMA, did you insert ILA and see the AXI transaction?
You need to see the source IP that is generating the decode error.
If the VDMA is directly conected to AXI chip to chip IP, without interconnect, you can suspect this IP itself. You can check the link status of the IP.