UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Scholar dpaul24
Scholar
6,912 Views
Registered: ‎08-07-2014

AXI-Stream instructions in SDK 2015.4

Hello,

 

I have a uB 9.5 connected to a TEMAC core. Even though the tdata at the uB boundary is 32bits, it is finally connected to 8bits tdata of the FIFO which sits b/w the uB and the TEMAC.

 

My problem is that from ug984, I cannot figure which should be the instruction in C so as to see activity on the AXI-S interface.

I will be generating an ELF and then associate it with the uB. Then I will simulate the design.

 

Do I need to #include anything special in my C code?

Using put (4,0); or get (6,0); is giving me undefined reference error!

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
3 Replies
Scholar dpaul24
Scholar
6,826 Views
Registered: ‎08-07-2014

Re: AXI-Stream instructions in SDK 2015.4

Please help!

Has someone a C source code in SDK that would generate AXI-Stream transactions on the MicroBlaze AXI-S bus? If yes, I would like to know what is that function/command in C.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
Teacher muzaffer
Teacher
6,792 Views
Registered: ‎03-31-2012

Re: AXI-Stream instructions in SDK 2015.4

get & put are cpu instructions so you need to use embedded assembler to call them or you can include mb_interface.h and call getfsl, putfsl.

- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos
Scholar dpaul24
Scholar
6,734 Views
Registered: ‎08-07-2014

Re: AXI-Stream instructions in SDK 2015.4

@muzaffer

Thank you for the reply. I will it out!

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos