UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer mofsam
Observer
7,092 Views
Registered: ‎10-01-2015

AXI UART and IO Module

using Vivado 2015.2 and KC705 board.

 

I have a Block Design  with a Microblaze where there is a AXI UARTlite for the UART and I want to use the IOModule as a parrallel  interface to talk to a non-axi logic.

 

I have generated the address map and have notice an issue with the UART. When looking in the disassembly window i noticed that when writing to the UART it is going to the base address in the IO Module. Even though i'm not usng the UART in the IO Module.

 

are there any issues with using IO Module with MB.

How can i set it up to use base address of the AXI UartLITE

 

 

0 Kudos
1 Reply
Moderator
Moderator
6,628 Views
Registered: ‎07-31-2012

Re: AXI UART and IO Module

Hi,

 

Could you please share the block design as I doubt about the connections you made?

 

Regards

Praveen

 


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos