Re: FIQ can not be disable on ZYNQ 7000 EPP - ZC702 board
Accordingly to the ARMv7 specification (ARMv7 reference manual) ARMv7 implementations can be configured so that the CPSR.F bit cannot be set to 1 by an MSR or CPS instruction.
This is defined as Non-maskable FIQ (NMFI) operation, and you can find it in the SCTLR.NMFI bit (read-only bit).
Since it is IMPLEMENTATION DEFINED whether an ARMv7 processor supports NMFIs, in the case of ZYNQ Xilinx decided to set this bit. This means software cannot set the CPSR.F bit to 1, i.e. software cannot mask FIQs.
The only way to set CPSR.F is by FIQ and Monitor exception entries...