cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
454 Views
Registered: ‎09-18-2018

Full reset with XSCT

I'm doing embedded Linux development where system hangs are common. Since the board is connected via PCIe power cycling it is not easy. I'd like a way to reset it to the FSBL startup phase.

 

Oftentimes when it hangs I'm working with something like this:

 

```

xsct% target
1 PS TAP
2 PMU
3 PL
4 Legacy Debug Hub
5 PSU
6 RPU (Reset)
7 Cortex-R5 #0 (No Power)
8 Cortex-R5 #1 (No Power)
9 APU
10 Cortex-A53 #0 (Running)
11 Cortex-A53 #1 (Running)
12 Cortex-A53 #2 (Running)
13 Cortex-A53 #3 (Running)

```

 

I've tried things like `target 9; rst -cores; con` or `target 10; rst; con`. I've also tried loading the bitstream onto `Cortex-A53 #0 `.

 

None of my xsct commands seem to reset the board. Is there an xsct command that will reset the entire chip?

 

 

0 Kudos
2 Replies
longley
Xilinx Employee
Xilinx Employee
331 Views
Registered: ‎04-15-2011

Can you try "target 1" and then "rst -por" or "rst -system"?

https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/ean1543754631375.html

 

Thanks,

Longley


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------
0 Kudos
stephenm
Xilinx Employee
Xilinx Employee
300 Views
Registered: ‎09-12-2007

Yes, rst -srst will work fine:

 

proc test_reset_0 {remote} {

              connect -url TCP:${remote}:3121

              after 1000

              rst -srst

              after 1000

              con

              disconnect

}

 

The rst -srst will actually probe the SRST jtag signal via the DAP

0 Kudos