UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor fft442
Visitor
6,300 Views
Registered: ‎01-04-2011

Generate SystemACE File error

All is fine in ISE 14.7, but find error in ISE 14.7 now.

 

My genace.opt is as following:

 

----------------------------------------------------------------------------------

-jprog

-hw ../Project/Top_CoinTOF.bit
-elf Cruiser/Cruiser_v71.elf
-ace TOF_A.ace

 

-board user
-configdevice devicenr 1 idcode 0x232d8093 irlength 14 partname xc5vfx100t
-target ppc_hw

----------------------------------------------------------------------------------

 

 

When I run command "xmd -tcl genace.tcl -opt genace.opt" in xmd, error as following:

 

----------------------------------------------------------------------------------

Xilinx Microprocessor Debugger (XMD) Engine
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Executing xmd script : D:/Xilinx/14.7/ISE_DS/EDK/data/xmd/genace.tcl

#######################################################################
XMD GenACE utility. Generate SystemACE File from bit/elf/data Files
#######################################################################
Parsing genace option: -opt genace.opt
Parsing genace option file ...
Using GenACE option file : genace.opt
GenACE Options:
    Board      : user
    Jtag Devs  : xc5vfx100t
    FPGA pos   : 1
    JPROG      : true
    HW File    : ../Project/Top_CoinTOF.bit
    ACE File   : TOF_A.ace
    nCPUs      : 1

    Processor ppc_hw_1 Information
        Debug opt : -debugdevice devicenr 1 cpunr 1
        ELF files : Cruiser/Cruiser_v71.elf
        Start PC Address : 0xfffffffc
Open SVF file

############################################################
Converting Bitstream '../Project/Top_CoinTOF.bit' to SVF file '../Project/Top_CoinTOF.svf'
Executing 'impact -batch bit2svf.scr'

Copying ../Project/Top_CoinTOF.svf File to  TOF_A.svf File

ERROR: Unable to STOP PowerPC Processor
    Check: (1) If the FPGA is Configured Correctly (or)
     (2) If Processor Reset and Clock Ports are Connected Correctly

Error: ERROR: Failed to Write SW Prefix for SVF generation

-------------------------------------------------------------------------------------------------

 

Can anybody give me some advice?

0 Kudos
6 Replies
Visitor fft442
Visitor
6,290 Views
Registered: ‎01-04-2011

Re: Generate SystemACE File error

correct: All is fine in ISE 14.5, but find error in ISE 14.7 now.
0 Kudos
Xilinx Employee
Xilinx Employee
6,289 Views
Registered: ‎08-01-2008

Re: Generate SystemACE File error

Note that XMD is able to detect the instruction registers of the XC2VP30 (6 bits) along with its two processors in the chain (4 bits each). This indicates that the basic JTAG chain and cable connections are likely correct. However, the processors are not responding to the other JTAG requests.

Check Processor Clocks
Ensure that CPMC405CLOCK has a valid clock, and that the CPMC405CPUCLKEN and CPMC405JTAGCLKEN ports are High. While the PowerPC JTAG controller is clocked by the JTAG clock, the requests from the JTAG unit are serviced by the core clock. If you are using a DCM, check the LOCKED and STATUS ports. Consider connecting the DCM LOCKED signal to the PROC_SYS_RESET EDK IP core.
When probing nets, note that the PPC405 block might have local inversion on some input ports. Check the polarity of individual nets by double-clicking into the PPC405 block in FPGA Editor.

Check Processor Resets
Ensure that the RSTC405RESETCORE, RSTC405RESETCHIP, and RSTC405RESETSYS signals are Low. Make sure the active-low port JTGC405TRSTNEG is High.

Check JTAG Connections

Verify the JTAG chain and cable connections. The JTAG chain connections are especially suspect if XMD cannot detect the IDCODE and IR lengths. A correctly connected JTAG chain should report the correct Device, ID Code, and IR Length for a particular hardware chain, similar to the above error message.

Check iMPACT Options

Use the "Pulse Prog" option in iMPACT. For Virtex-II Pro or Virtex-4 devices, check the Virtex-II "Pulse Prog" check box in iMPACT. Download the bitstream again and connect via XMD.

To enable the option in EDK, the download.cmd file in the "etc" directory has to be modified:

Before:
======
setMode -bscan
setCable -p auto
identify
assignfile -p 2 -file implementation/download.bit
program -p 2
quit
After:
====
setMode -bscan
setCable -p auto
identify
assignfile -p 2 -file implementation/download.bit
program -p 2 -prog
quit

Check UCF constraints

If the design was brought into the ISE tools from EDK, ensure that the UCF has been included in the ISE project.

Check the cable type

Determine whether the download cable you have connected to your computer matches the cable type designated in your EDK XMD project options file or "XMD.ini" file.

1. The xmd options file can be found in the directory "<project_dir>/etc/xmd_ppc*.opt".
- If the cable type does not match, delete the file and launch XMD again from the EDK GUI button.
- Then, select the proper cable type from the dialog pop-up.

2. The "xmd.ini" file can be found in the directory "<project_dir>/xmd.ini".
- Edit the file with the correct cable type, port, and frequency as shown below:
- [-cable type <Xilinx_parallel | Xilinx_parallel3 | Xilinx_platform | usb >
- port <lpt1 | lpt2 | USB2>
- frequency <Cable Frequency>

For Virtex-4 devices, refer to (Xilinx Answer 21820) and (Xilinx Answer 21296).

Additionally, for PPC405, see (Xilinx Answer 22179) and (Xilinx Answer 21820).

For more information on PowerPC 405 functionality, consult the PowerPC 405 Processor Block Reference Guide.
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Visitor fft442
Visitor
5,643 Views
Registered: ‎01-04-2011

Re: Generate SystemACE File error

I've tried those advice from you, still not working.

0 Kudos
Xilinx Employee
Xilinx Employee
5,639 Views
Registered: ‎08-02-2007

Re: Generate SystemACE File error

hi,

 

does the ace file generated in 14.5 work if you program it using 14.7?

 

--hem

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Visitor fft442
Visitor
5,580 Views
Registered: ‎01-04-2011

Re: Generate SystemACE File error

yes, the .bit and .elf files are generated in ISE14.7, pack them into .ace in ISE14.5 and it worked.
0 Kudos
Xilinx Employee
Xilinx Employee
5,521 Views
Registered: ‎08-02-2007

Re: Generate SystemACE File error

hi,

 

glad to know that it worked. can you continue to use this as a work-around?

 

--hem

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos