UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
3,232 Views
Registered: ‎01-05-2010

HDL for top level module.

Hi there,

 

I am a verilog designer with almost negligeble knowledge in VHDL.

However, when I use the 'Create and import Peripheral' wizard in XPS and I attach my peripheral to PLB, the top level module

always seems to be in VHDL.

Therefore the flexibility is reduced as far as I am concerned.

Could you kindly let me know if there s a way out?

 

Thank you

Tags (1)
0 Kudos
3 Replies
Historian
Historian
3,218 Views
Registered: ‎02-25-2008

Re: HDL for top level module.

Ask in the EDK forum.

----------------------------Yes, I do this for a living.
0 Kudos
Scholar golson
Scholar
3,134 Views
Registered: ‎04-07-2008

Re: HDL for top level module.

Hi,

 You have an option to use a Verilog "Stub" file.  That is the User Logic file will be in verilog.  You can place your verilog

code within this file.

 

The Higher Level file IPIF_YourPeripheralName will be in VHDL.  The Higher Level IPIF VHDL file will

use the lower level verilog files.

Gary

 

There is not much about verilog useage in the XAPP967 App Note.  But it might be of some help.

0 Kudos
Newbie shoaib.223
Newbie
1,204 Views
Registered: ‎06-03-2016

Re: HDL for top level module.

Hi All,

 

I want to ask 

is it possible that i can make a top level module in vhdl while the lower level module is in schematic?
if so can anyone guide me please?
if not possible than should i go for vhdl conversion of schematics?

0 Kudos