UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor 16189600
Visitor
1,641 Views
Registered: ‎08-06-2009

How to make slideshow_256mb example work using EDK 9.1i

I'm using the XUPV2P board and EDK 9.1i. I am trying to make slideshow_256mb example work using EDK 9.1i, but I have

some problem.

I imported the plb_tft_cntlr_ref_v1_00_d_v1_00_d using the Wizard, and then imported the code (verilog),  then selected MSPLB and SDCR, however, in the next step, i found that some ports of the bus not used ( slave ports...) how can i do?

0 Kudos