UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
727 Views
Registered: ‎04-23-2013

Interrupt priorities, especially USB wrt IRQ_F2P

Hello,

I am trying to determine and control interrupt priorities on the ZC7010 ARM.

I can set IRQ and private timer priorities e.g.:

XScuGic_SetPriorityTriggerType(&IntcInstance, XPS_FPGA0_INT_ID, 0x08, 3);

 

How do I set or determine the USB interrupt priority?

Also, are interrupts nested?

Is a lower priority ISR interrupted by a higher priority ISR?

Is there another doc besides UG585?

 

Thanks,

Emmett

0 Kudos
1 Reply
Explorer
Explorer
648 Views
Registered: ‎04-23-2013

Re: Interrupt priorities, especially USB wrt IRQ_F2P

I have read in posts that for:

XScuGic_SetPriorityTriggerType(&IntcInstance, XPS_FPGA0_INT_ID, 0x08, 3);

the lower the number, the higher the priority.

Where is this documented?

 

Can interrupts be nested?

Can a higher priority ISR interrupt a lower priority ISR?

Where is this documented?

 

Thanks,
Emmett

Tags (3)
0 Kudos