UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
456 Views
Registered: ‎10-16-2018

Question about vivado2017.4 version

    In the vivado2017.4 version, the PS card is started by the SD card to generate a 100Mhz clock through the fclk0 output. The PL end uses the instantiated ZYNQ core and uses fclk0 as the clock input signal of the top-level module to implement certain functions and generate a bit file through comprehensive implementation.

    In the vivado2017.4 version, the PS card is started by the SD card to generate a 100Mhz clock through the fclk0 output. The PL end uses the instantiated ZYNQ core and uses fclk0 as the clock input signal of the top-level module to implement certain functions and generate a bit file through comprehensive implementation.

Tags (2)
0 Kudos
1 Reply
Adventurer
Adventurer
443 Views
Registered: ‎10-16-2018

Re: Question about vivado2017.4 version

    Using the SD card to start the PS side to generate 100Mhz fclk0, and then download the bit file through vivado2017.4, the target function cannot be achieved. Using the SD card to start the PS end to generate 100Mhz fclk0, and then download the bit file through vivado2017.2, you can successfully achieve the target function, where is the problem? Is the bug of vivado2017.4 version? Is there any way to solve it?

0 Kudos