cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
10,508 Views
Registered: ‎08-14-2009

VHDL code to access AXI interfaces

Hi,

the vivado will generate VHDL templates for AXI interfaces. I am looking for examples how to write the VHDL code to access the three different AXI interfaces. There is a comprehensive documentation on complex AXI interfaces, but where can I learn to build just a very simple interface.

Bahne

0 Kudos
8 Replies
Highlighted
Xilinx Employee
Xilinx Employee
10,492 Views
Registered: ‎08-02-2007

Hi,

 

Are you trying to create your user IP with an AXI Interface?  If yes you can use "Create and Packaging IP Wizard"  page45 of

 

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/ug896-vivado-ip.pdf

 

--Hem

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
Highlighted
Explorer
Explorer
10,472 Views
Registered: ‎08-14-2009

Hello Hem,

Thank you for your Answer. I was looking for the code, how to transfer data to and from AXI interfaces.

The

               AR#56609 (http://www.xilinx.com/support/answers/56609.htm) 

offered a template, but I was confused because the it requires so much code to establish a simple interface.

It would exactly meet my requirements, if I could have the files from

               xapp1168 (http://www.xilinx.com/support/documentation/application_notes/xapp1168-axi-ip-integrator.pdf)

in VHDL instead in verilog.

 

Bahne

 

 

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
10,460 Views
Registered: ‎09-20-2012

moving to embedded board

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos
Highlighted
Observer
Observer
9,486 Views
Registered: ‎05-18-2009

Bahne, did you determine a solution? Did you just translate the verilog code? I'm in a similar situation, and I'm trying to look for an existing solution before creating my own...
0 Kudos
Highlighted
Observer
Observer
9,485 Views
Registered: ‎05-18-2009

I was reading through UG896 that htsvn linked to. This is what I was trying to figure out, thanks! The wizard generates the VHDL code that acts as a template for implementing your custom function.
0 Kudos
Highlighted
Observer
Observer
8,178 Views
Registered: ‎11-05-2013

So, any chance Xilinx starts to support the AXI interfaces in VHDL?

0 Kudos
Highlighted
Visitor
Visitor
6,436 Views
Registered: ‎11-19-2015

Hi,

 

i'm in the same situation. Seaching for an AXI oder at least AXI-Lite VHDL Interface. For building my own VHDL Code  communication with MicroBlaze ( -> Ethernet).

Maybe Xilinx will put this on their record, for future dev..

Hopefully they will notice that their is interest, out there :-)

 

regards Apfelsaft

0 Kudos
Xilinx Employee
Xilinx Employee
6,403 Views
Registered: ‎08-06-2007

Hi,

 

You can check the source code for some of the AXI peripherals that Xilinx provides in Vivado.

Not every IP is encrypted and it can give you a idea on how AXI interface is used.

 

Göran

0 Kudos