UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
5,579 Views
Registered: ‎02-05-2008

Vtc auto generation mode

Hi,

Is it required to initialize the register values thro software, when the auto generation mode is enabled in gui for vtc?

Jothi

0 Kudos
11 Replies
Xilinx Employee
Xilinx Employee
5,577 Views
Registered: ‎07-11-2011

Re: Vtc auto generation mode

Hi,

 

If you select a stanard resolution and disable lite interface then no need to initialize the registers, you sould be able to see the frame generation as per the configured Vsync and Hsync timings(resolution dependent)

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
Explorer
Explorer
5,574 Views
Registered: ‎02-05-2008

Re: Vtc auto generation mode

I have detection as well. I want to generate the accordingly.
0 Kudos
Xilinx Employee
Xilinx Employee
5,571 Views
Registered: ‎07-11-2011

Re: Vtc auto generation mode

Hi,

 

As long as you are fixed for a specific resolution and do not want to change/monitor anything lite interface is not needed, it is optional please go through product guide for more details.

 

http://www.xilinx.com/support/documentation/ip_documentation/v_tc/v6_1/pg016_v_tc.pdf

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
Explorer
Explorer
5,568 Views
Registered: ‎02-05-2008

Re: Vtc auto generation mode

Hi,

I already gone thro the guide. I have the detection from an image sensor. I get the vsync, hsync at vtc or video out only when i initialize the registers. If I do not use axi inutialization, I do not see these signals. I am using vivado 2014.1
0 Kudos
Xilinx Employee
Xilinx Employee
5,560 Views
Registered: ‎07-11-2011

Re: Vtc auto generation mode

Hi,

 

What exactly you mean by initializing, what values are you wrting ?

I think you can try to narrow down the root cause, you read the registers before initializing and after initialiing and find out the differences

Try a set of register at a time and find out which resgiter and what values are effecting, even a wrong polarity of one signal will effect the results

 

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
Explorer
Explorer
5,556 Views
Registered: ‎02-05-2008

Re: Vtc auto generation mode

Writing enable bit on Ctrl reg. it works ok with axi interface. My question is that whether vtc can work without axi. In this case how do I debug? Do you have any ref design?
0 Kudos
Xilinx Employee
Xilinx Employee
5,528 Views
Registered: ‎02-06-2013

Re: Vtc auto generation mode

Hi

 

The enable bits will be taken care from the GUI selection if AXI Lite interface is not selected.

 

Is this issue seen in hardware or simulation.

 

The core generally requires 3 to 5 frames to get lock,did you simulated this long.

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos
Explorer
Explorer
5,526 Views
Registered: ‎02-05-2008

Re: Vtc auto generation mode

Hi Rengi,

 

Thank you. This is on the hardware.

 

Jothi

0 Kudos
Xilinx Employee
Xilinx Employee
5,523 Views
Registered: ‎07-11-2011

Re: Vtc auto generation mode

Hi,

 

Which version of the core are you using?

Is it EDK based or standalone?

Can you share your core .xco?

I would suggest you to run simulation and send us the dump for investigation

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
Explorer
Explorer
2,105 Views
Registered: ‎02-05-2008

Re: Vtc auto generation mode

Hi,

I am using vtc 6.1 on vivado 2014.1

Jothi
0 Kudos
Explorer
Explorer
2,081 Views
Registered: ‎02-05-2008

Re: Vtc auto generation mode

Hi,

 

I have enabled both detector and generator. I get the following reg dump. the generator signals are remain same as in the default/constant gui.

 

The values are

 

Control Reg           (XVTC_CTL)      : 0x2F
Status                (XVTC_ISR)      : 0xB00
Error Status          (XVTC_ERROR)    : 0x7F0000
Version #                             : 0x6010006

Dectector Active Size (XVTC_DASIZE)   : 0x7970A20
Detector Timing Status(XVTC_DTSTAT)   : 0x4
Dectector Encoding    (XVTC_DFENC)    : 0x0
Detector Polarity     (XVTC_DPOL)     : 0x13
Dectector H Size      (XVTC_DHSIZE)   : 0xDA4
Detector V Size       (XVTC_DVSIZE)   : 0x798
Detector H Sync       (XVTC_DHSYNC)   : 0xA210A20

Gen. Active Size      (XVTC_GASIZE)   : 0x2D00500
Gen. Timing Status    (XVTC_GTSTAT)   : 0x0
Gen. Encoding         (XVTC_GFENC)    : 0x2
Gen. Polarity         (XVTC_GPOL)     : 0x7F
Gen H Size            (XVTC_GHSIZE)   : 0x672
Gen V Size            (XVTC_GVSIZE)   : 0x2EE02EE
Genr H Sync           (XVTC_GHSYNC)   : 0x596056E

what could be the problem?

 

Jothi

Screenshot from 2014-06-12 17:34:24.png
0 Kudos