UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor kblommen
Visitor
4,395 Views
Registered: ‎01-11-2011

Xapp 1026 Echo server problem

Hi all,

 

The echo server of xapp1026 works fine for me until i reset the board. I'm using Virtex 5    XC5VLX50T.

 

Before the reset i get this in my hyperterminal:

 

---------lwIP TCP echo server ----------
TCP packets sent to port 6001 will be echoed back
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
XLlTemac detect_phy: PHY detected.
auto-negotiated link speed: 100
tcp echo server started @ port 7

 

 

After the reset i get this:

 

---------lwIP TCP echo server ----------
TCP packets sent to port 6001 will be echoed back
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
tcp echo server started @ port 7
incorrect configuration: xps_ethernetlite drivers not present?

 

I checked every thread on this forum as far as i know and tried everything.(increasing stack & heap, mark to initialize bram's of bootloop,...)

I always have to use XMD to get my program to work, which isn't an option when i'm developing.

 

Is there any other way how to fix this problem?

 

thnx

 

0 Kudos
2 Replies
Moderator
Moderator
4,332 Views
Registered: ‎09-12-2007

Re: Xapp 1026 Echo server problem

After you rest your board, how is your FPGA getting reconfigured?

 

If you want your application to load automatically, you will have to place it in

a non volatile memory, then write a bootloader (you can use the flashwriter tool in SDK to do this).

0 Kudos
Highlighted
Visitor kblommen
Visitor
4,278 Views
Registered: ‎01-11-2011

Re: Xapp 1026 Echo server problem

Hello,

 

I have added the EMC module to that xapp1026 project and giving it an address.

When i'm using for MCH0 and MCH1 the signals ixcl and dxcl i get an error:

 

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:MDT - issued from TCL procedure "check_icache_fsl" line 86
    microblaze_0 (microblaze) - ICACHE address space [0x90000000:0x9FFFFFFF]
   does not match IP "xps_mch_emc_0" on bus "ixcl"
ERROR:MDT - Errors occured while creating Hardware System
make: *** [microblaze_0/lib/libxil.a] Error 2
Done!

 

The address that ICACHE has given is the address of the DDR2 RAM.

The given link is a picture how my addresses and IP is now: System Assembly view

 

The size of the EMC IP can't be increased without another error.

Is there a way to get this problem solved?

 

Best regards

 

EMCtoevoegen.JPG
0 Kudos