cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
jseong
Visitor
Visitor
622 Views
Registered: ‎04-08-2019

ZCU106 A53, Vitis FreeRTOS Tutorial (Hello World) doesn't display anything on serial port

Jump to solution

Hello.

Could you advise me what I need to check further?

 - While debug mode execution, the step button in Vitis IDE is disabled, so I cannot recognize where the program counter indicates.

Development Environment

- Ubuntu 18.04 LTS (VMware, WIN10)

- Vitis IDE 2020.01

   1) BSP Setting : freertos10_xilinx (stdin : psu_uart0 / stdout : psu_uart0)

   2) Hardware Platform : xilinx_zcu104_base_202010_1.xsa

- Hardware : ZCU106 Ultrascale+ MPSoC

- Tutorial : https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842141/FreeRTOS

Problem

- UART doesn't display anything after running FreeRTOS hello world tutorial on Cortex A53.

- Booting mode : JTAG (USB-JTAG)

XSCT Log

In the XSCT log, the program seems to be running but serial output doesn't display any logs:

1) Serial output

Xilinx Zynq MP First Stage Boot Loader
Release 2020.1 Nov 4 2020 - 12:39:45
PMU-FW is not running, certain applications may not be supported.

2) XSCT log

xsct%
initializing
0% 0MB 0.0MB/s ??:?? ETA
5% 1MB 2.0MB/s ??:?? ETA
9% 1MB 1.7MB/s ??:?? ETA
14% 2MB 1.7MB/s ??:?? ETA
19% 3MB 1.7MB/s ??:?? ETA
23% 4MB 1.6MB/s ??:?? ETA
29% 5MB 1.7MB/s 00:07 ETA
33% 6MB 1.7MB/s 00:07 ETA
37% 6MB 1.6MB/s 00:07 ETA
42% 7MB 1.7MB/s 00:06 ETA
47% 8MB 1.6MB/s 00:05 ETA
52% 9MB 1.7MB/s 00:05 ETA
56% 10MB 1.6MB/s 00:04 ETA
61% 11MB 1.6MB/s 00:04 ETA
66% 12MB 1.7MB/s 00:03 ETA
71% 13MB 1.6MB/s 00:03 ETA
75% 13MB 1.7MB/s 00:02 ETA
80% 14MB 1.6MB/s 00:02 ETA
85% 15MB 1.7MB/s 00:01 ETA
89% 16MB 1.6MB/s 00:01 ETA
94% 17MB 1.7MB/s 00:00 ETA
99% 18MB 1.6MB/s 00:00 ETA
100% 18MB 1.7MB/s 00:11

Downloading Program -- /home/jseong/tools/Xilinx/Vitis/2020.1/workspace/zcu106-rtos/export/zcu106-rtos/sw/zcu106-rtos/boot/fsbl.elf
section, .text: 0xfffc0000 - 0xfffd1413
section, .note.gnu.build-id: 0xfffd1414 - 0xfffd1437
section, .init: 0xfffd1440 - 0xfffd1473
section, .fini: 0xfffd1480 - 0xfffd14b3
section, .rodata: 0xfffd14c0 - 0xfffd1b0f
section, .sys_cfg_data: 0xfffd1b40 - 0xfffd23c7
section, .mmu_tbl0: 0xfffd3000 - 0xfffd300f
section, .mmu_tbl1: 0xfffd4000 - 0xfffd5fff
section, .mmu_tbl2: 0xfffd6000 - 0xfffd9fff
section, .data: 0xfffda000 - 0xfffdb207
section, .sbss: 0xfffdb208 - 0xfffdb23f
section, .bss: 0xfffdb240 - 0xfffdd73f
section, .heap: 0xfffdd740 - 0xfffddb3f
section, .stack: 0xfffddb40 - 0xfffdfb3f
section, .dup_data: 0xfffdfb40 - 0xfffe0d47
section, .handoff_params: 0xfffe9e00 - 0xfffe9e87
section, .bitstream_buffer: 0xffff0040 - 0xfffffc3f

0% 0MB 0.0MB/s ??:?? ETA
73% 0MB 0.1MB/s ??:?? ETA
100% 0MB 0.1MB/s 00:00
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded /home/jseong/tools/Xilinx/Vitis/2020.1/workspace/zcu106-rtos/export/zcu106-rtos/sw/zcu106-rtos/boot/fsbl.elf
Info: Cortex-A53 #0 (target 9) Stopped at 0xffff0000 (External Debug Request)
_vector_table() at asm_vectors.S: 185
185: b _boot
xsct% Info: Cortex-A53 #0 (target 9) Running
Info: Breakpoint 7 status:
target 9: {Address: 0xfffcfa08 Type: Hardware}
Info: Cortex-A53 #0 (target 9) Stopped at 0xfffcfa08 (Breakpoint)
xsct% xsct% Info: Cortex-A53 #0 (target 9) Stopped at 0xfffc0000 (Hardware Breakpoint)
185: b _boot
xsct%
Downloading Program -- /home/jseong/tools/Xilinx/Vitis/2020.1/workspace/freertos-cortexA53/Debug/freertos-cortexA53.elf
section, .text: 0x00000000 - 0x000131ef
section, .init: 0x00013200 - 0x00013233
section, .fini: 0x00013240 - 0x00013273
section, .rodata: 0x00013280 - 0x00013c67
section, .rodata1: 0x00013c68 - 0x00013c7f
section, .sdata2: 0x00013c80 - 0x00013c7f
section, .sbss2: 0x00013c80 - 0x00013c7f
section, .data: 0x00013c80 - 0x00015aef
section, .data1: 0x00015af0 - 0x00015aff
section, .note.gnu.build-id: 0x00015b00 - 0x00015b23
section, .ctors: 0x00015b24 - 0x00015b3f
section, .dtors: 0x00015b40 - 0x00015b3f
section, .eh_frame: 0x00015b40 - 0x00015b43
section, .mmu_tbl0: 0x00016000 - 0x0001600f
section, .mmu_tbl1: 0x00017000 - 0x00018fff
section, .mmu_tbl2: 0x00019000 - 0x0001cfff
section, .preinit_array: 0x0001d000 - 0x0001cfff
section, .init_array: 0x0001d000 - 0x0001d007
section, .fini_array: 0x0001d008 - 0x0001d047
section, .sdata: 0x0001d048 - 0x0001d07f
section, .sbss: 0x0001d080 - 0x0001d07f
section, .tdata: 0x0001d080 - 0x0001d07f
section, .tbss: 0x0001d080 - 0x0001d07f
section, .bss: 0x0001d080 - 0x0002d57f
section, .heap: 0x0002d580 - 0x0002f57f
section, .stack: 0x0002f580 - 0x0003257f

0% 0MB 0.0MB/s ??:?? ETA
68% 0MB 0.1MB/s ??:?? ETA
100% 0MB 0.1MB/s 00:00
Setting PC to Program Start Address 0x00000000
Successfully downloaded /home/jseong/tools/Xilinx/Vitis/2020.1/workspace/freertos-cortexA53/Debug/freertos-cortexA53.elf
Info: Cortex-A53 #0 (target 9) Running

 

Tags (3)
0 Kudos
Reply
1 Solution

Accepted Solutions
stephenm
Moderator
Moderator
525 Views
Registered: ‎09-12-2007

You shouldn't use the zcu104 XSA on any other board other than a zcu104. 

I recommend you go through the flow here:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug1209-embedded-design-tutorial.pdf

There is a board file for the ZCU106 in Vivado that you can use to create the block design.

 

There are also design here you can use:

https://www.xilinx.com/products/boards-and-kits/zcu106.html#documentation

View solution in original post

4 Replies
stephenm
Moderator
Moderator
596 Views
Registered: ‎09-12-2007

your title states zcu106, yet you are using a zcu104 XSA is this correct?

0 Kudos
Reply
jseong
Visitor
Visitor
543 Views
Registered: ‎04-08-2019

Hello,

Thanks for your reply.

Yes. I'm using hardware platform file (xsa) ZCU104 since I cannot find ZCU106 hardware platform file on Xilinx download site.

Where should I get the proper hardware platform?

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/embedded-platforms.html

 

0 Kudos
Reply
stephenm
Moderator
Moderator
526 Views
Registered: ‎09-12-2007

You shouldn't use the zcu104 XSA on any other board other than a zcu104. 

I recommend you go through the flow here:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug1209-embedded-design-tutorial.pdf

There is a board file for the ZCU106 in Vivado that you can use to create the block design.

 

There are also design here you can use:

https://www.xilinx.com/products/boards-and-kits/zcu106.html#documentation

View solution in original post

jseong
Visitor
Visitor
514 Views
Registered: ‎04-08-2019

Thanks for your comment.

I passed to test freeRTOS. 

0 Kudos
Reply