cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Newbie
Newbie
1,964 Views
Registered: ‎08-30-2010

bandwidth is too small when using lwip with RAW mode

Hi, I just used lwip library with raw mode on ML510 board. I creadted a project with standalone mode, just wanting to test the example provided with document xapp1026. In the document, both tx perf and rx perf can be up to 150MHz. But the result I got from my board is just 66MHz. what's wrong with my project? The source code of sw is coming from the zip package provided by xapp1026. And I check the mhs file line by line. Below is the snippet of my mhs file:

 

BEGIN ppc440_virtex5
 PARAMETER INSTANCE = ppc440_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_PPC440MC_ROW_CONFLICT_MASK = 0x007FFE00
 PARAMETER C_PPC440MC_BANK_CONFLICT_MASK = 0x01800000
 PARAMETER C_PPC440MC_CONTROL = 0xf810008f
 PARAMETER C_NUM_DMA = 1
 PARAMETER C_IDCR_BASEADDR = 0b0000000000
 PARAMETER C_IDCR_HIGHADDR = 0b0011111111
 BUS_INTERFACE MPLB = plb_v46_0
 BUS_INTERFACE PPC440MC = ppc440_0_PPC440MC
 BUS_INTERFACE LLDMA0 = Hard_Ethernet_MAC_LLINK0
 BUS_INTERFACE JTAGPPC = jtagppc_cntlr_0_0
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 PORT CPMC440CLK = proc_clk_s
 PORT CPMPPCMPLBCLK = sys_clk_s
 PORT CPMPPCS0PLBCLK = sys_clk_s
 PORT CPMINTERCONNECTCLKNTO1 = net_gnd
 PORT CPMDMA0LLCLK = sys_clk_s
 PORT CPMMCCLK = ppc440_0_CPMMCCLK
 PORT CPMINTERCONNECTCLK = ppc440_0_CPMINTERCONNECTCLK
 PORT DMA0TXIRQ = ppc440_0_DMA0TXIRQ
 PORT DMA0RXIRQ = ppc440_0_DMA0RXIRQ
 PORT EICC440EXTIRQ = EICC440EXTIRQ
END

BEGIN xps_ll_temac
 PARAMETER INSTANCE = Hard_Ethernet_MAC
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_TEMAC_TYPE = 0
 PARAMETER C_PHY_TYPE = 3
 PARAMETER C_BUS2CORE_CLK_RATIO = 1
 PARAMETER C_BASEADDR = 0x81c00000
 PARAMETER C_HIGHADDR = 0x81c0ffff
 PARAMETER C_NUM_IDELAYCTRL = 2
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X1Y6-IDELAYCTRL_X0Y1
 PARAMETER C_TEMAC0_TXFIFO = 32768
 PARAMETER C_TEMAC0_RXFIFO = 32768
 BUS_INTERFACE SPLB = plb_v46_0
 BUS_INTERFACE LLINK0 = Hard_Ethernet_MAC_LLINK0
 PORT MDIO_0 = fpga_0_Hard_Ethernet_MAC_MDIO_0
 PORT MDC_0 = fpga_0_Hard_Ethernet_MAC_MDC_0
 PORT TemacPhy_RST_n = fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n
 PORT LlinkTemac0_CLK = sys_clk_s
 PORT TemacIntc0_Irpt = Hard_Ethernet_MAC_TemacIntc0_Irpt
 PORT RGMII_RXC_0 = Hard_Ethernet_MAC_RGMII_RXC_0
 PORT RGMII_RX_CTL_0 = Hard_Ethernet_MAC_RGMII_RX_CTL_0
 PORT RGMII_RXD_0 = Hard_Ethernet_MAC_RGMII_RXD_0
 PORT RGMII_TXC_0 = Hard_Ethernet_MAC_RGMII_TXC_0
 PORT RGMII_TX_CTL_0 = Hard_Ethernet_MAC_RGMII_TX_CTL_0
 PORT RGMII_TXD_0 = Hard_Ethernet_MAC_RGMII_TXD_0
 PORT GTX_CLK_0 = clk_125mhz
 PORT REFCLK = ppc440_0_CPMMCCLK
END

0 Kudos
1 Reply
Highlighted
Explorer
Explorer
1,945 Views
Registered: ‎03-04-2010

Are you realy talking about MHz or rather Mbit/s?

0 Kudos