cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
1,638 Views
Registered: ‎12-11-2012

console error report while updating bitstream. on xps edk 12.4

Hi , 

when i'm doing gpio program , the console report came like this,

 


********************************************************************************
At Local date and time: Thu Dec 20 13:02:55 2012
make -f system.make init_bram started...
make: Warning: File `system.make' has modification time 0.89 s in the future
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
(nt)
Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
is set to '2100@192.168.5.101'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@192.168.5.101'.
WARNING:Security:43 - No license file was found in the standard Xilinx
license directory.
WARNING:Security:44 - No license file was found.
Please run the Xilinx License Configuration Manager
(xlcm or "Manage Xilinx Licenses")
to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your
current version of Xilinx tools will continue to function, but you no longer
qualify for Xilinx software updates or new releases.


Parse D:/PRACTICE/gpio2/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
D:\Xilinx\12.4\ISE_DS\edk_user_repository\
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated.
It is recommended that you use Global SearchPath preference to specify search
paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
(0000000000-0x0000ffff) dlmb_cntlr dlmb
(0000000000-0x0000ffff) ilmb_cntlr ilmb
(0x81400000-0x8140ffff) xps_gpio_0 mb_plb
(0x81420000-0x8142ffff) LEDs_8Bit mb_plb
(0x81500000-0x815fffff) SRAM mb_plb
(0x84000000-0x8400ffff) RS232_Uart_1 mb_plb
(0x84400000-0x8440ffff) mdm_0 mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
\plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
\plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
C_PLBV46_NUM_SLAVES value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
\plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
\plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
\lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
\lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
\data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - D:\PRACTICE\gpio2\system.mhs line 48 - 2
master(s) : 5 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - D:\PRACTICE\gpio2\system.mhs line 55 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - D:\PRACTICE\gpio2\system.mhs line 62 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
D:\PRACTICE\gpio2\system.mhs line 192 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
C_MASK value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\PRACTICE\gpio2\system.mhs line 35 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\PRACTICE\gpio2\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\PRACTICE\gpio2\system.mhs line 55 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\PRACTICE\gpio2\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\PRACTICE\gpio2\system.mhs line
69 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\PRACTICE\gpio2\system.mhs line
78 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\PRACTICE\gpio2\system.mhs line 87 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - D:\PRACTICE\gpio2\system.mhs line 94
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - D:\PRACTICE\gpio2\system.mhs line 108 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram - D:\PRACTICE\gpio2\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\PRACTICE\gpio2\system.mhs line 170 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - D:\PRACTICE\gpio2\system.mhs
line 182 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\PRACTICE\gpio2\system.mhs line 87 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - D:\PRACTICE\gpio2\system.mhs
line 150 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:clock_generator_0 - D:\PRACTICE\gpio2\system.mhs line 150 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_gpio_0 - D:\PRACTICE\gpio2\system.mhs line 195 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\PRACTICE\gpio2\system.mhs line 150 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: D:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/PRACTICE/gpio2/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
Number of errors: 0
Number of warnings: 0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion: 5 sec
Total CPU time to NGCBUILD completion: 4 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 49.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: D:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "D:/PRACTICE/gpio2/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/sram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_gpio_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
Number of errors: 0
Number of warnings: 0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion: 6 sec
Total CPU time to NGCBUILD completion: 6 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: D:/PRACTICE/gpio2/implementation/fpga.flw
Using Option File(s):
D:/PRACTICE/gpio2/implementation/xflow.opt

Creating Script File ...

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"D:/PRACTICE/gpio2/implementation/system.ngc" -uc system.ucf system.ngd
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/12.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<D:/Xilinx/12.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: D:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
D:/PRACTICE/gpio2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/PRACTICE/gpio2/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
post-ngdbuild and timing simulation for this primitive. In order for
functional simulation to be correct, the value of SIM_DEVICE should be
changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<0> LOC = H33;>
[system.ucf(86)]: NET "xps_gpio_0_GPIO_IO<0>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<0> LOC = H33;> [system.ucf(86)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<0>
IOSTANDARD=LVCMOS33;> [system.ucf(87)]: NET "xps_gpio_0_GPIO_IO<0>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<0> PULLDOWN;>
[system.ucf(88)]: NET "xps_gpio_0_GPIO_IO<0>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<0> SLEW=SLOW;>
[system.ucf(89)]: NET "xps_gpio_0_GPIO_IO<0>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<0> DRIVE=2;>
[system.ucf(90)]: NET "xps_gpio_0_GPIO_IO<0>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<1> LOC = F34;>
[system.ucf(92)]: NET "xps_gpio_0_GPIO_IO<1>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<1> LOC = F34;> [system.ucf(92)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<1>
IOSTANDARD=LVCMOS33;> [system.ucf(93)]: NET "xps_gpio_0_GPIO_IO<1>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<1> PULLDOWN;>
[system.ucf(94)]: NET "xps_gpio_0_GPIO_IO<1>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<1> SLEW=SLOW;>
[system.ucf(95)]: NET "xps_gpio_0_GPIO_IO<1>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<1> DRIVE=2;>
[system.ucf(96)]: NET "xps_gpio_0_GPIO_IO<1>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<2> LOC = H34;>
[system.ucf(98)]: NET "xps_gpio_0_GPIO_IO<2>" not found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<2> LOC = H34;> [system.ucf(98)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<2>
IOSTANDARD=LVCMOS33;> [system.ucf(99)]: NET "xps_gpio_0_GPIO_IO<2>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<2> PULLDOWN;>
[system.ucf(100)]: NET "xps_gpio_0_GPIO_IO<2>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<2> SLEW=SLOW;>
[system.ucf(101)]: NET "xps_gpio_0_GPIO_IO<2>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<2> DRIVE=2;>
[system.ucf(102)]: NET "xps_gpio_0_GPIO_IO<2>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<3> LOC = G33;>
[system.ucf(104)]: NET "xps_gpio_0_GPIO_IO<3>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<3> LOC = G33;> [system.ucf(104)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<3>
IOSTANDARD=LVCMOS33;> [system.ucf(105)]: NET "xps_gpio_0_GPIO_IO<3>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<3> PULLDOWN;>
[system.ucf(106)]: NET "xps_gpio_0_GPIO_IO<3>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<3> SLEW=SLOW;>
[system.ucf(107)]: NET "xps_gpio_0_GPIO_IO<3>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<3> DRIVE=2;>
[system.ucf(108)]: NET "xps_gpio_0_GPIO_IO<3>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<4> LOC = G32;>
[system.ucf(110)]: NET "xps_gpio_0_GPIO_IO<4>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<4> LOC = G32;> [system.ucf(110)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<4>
IOSTANDARD=LVCMOS33;> [system.ucf(111)]: NET "xps_gpio_0_GPIO_IO<4>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<4> PULLDOWN;>
[system.ucf(112)]: NET "xps_gpio_0_GPIO_IO<4>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<4> SLEW=SLOW;>
[system.ucf(113)]: NET "xps_gpio_0_GPIO_IO<4>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<4> DRIVE=2;>
[system.ucf(114)]: NET "xps_gpio_0_GPIO_IO<4>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<5> LOC = H32;>
[system.ucf(116)]: NET "xps_gpio_0_GPIO_IO<5>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<5> LOC = H32;> [system.ucf(116)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<5>
IOSTANDARD=LVCMOS33;> [system.ucf(117)]: NET "xps_gpio_0_GPIO_IO<5>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<5> PULLDOWN;>
[system.ucf(118)]: NET "xps_gpio_0_GPIO_IO<5>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<5> SLEW=SLOW;>
[system.ucf(119)]: NET "xps_gpio_0_GPIO_IO<5>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<5> DRIVE=2;>
[system.ucf(120)]: NET "xps_gpio_0_GPIO_IO<5>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<6> LOC = J32;>
[system.ucf(122)]: NET "xps_gpio_0_GPIO_IO<6>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<6> LOC = J32;> [system.ucf(122)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<6>
IOSTANDARD=LVCMOS33;> [system.ucf(123)]: NET "xps_gpio_0_GPIO_IO<6>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<6> PULLDOWN;>
[system.ucf(124)]: NET "xps_gpio_0_GPIO_IO<6>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<6> SLEW=SLOW;>
[system.ucf(125)]: NET "xps_gpio_0_GPIO_IO<6>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<6> DRIVE=2;>
[system.ucf(126)]: NET "xps_gpio_0_GPIO_IO<6>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<7> LOC = J34;>
[system.ucf(128)]: NET "xps_gpio_0_GPIO_IO<7>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:204 - A target design object for the Locate constraint
'<Net xps_gpio_0_GPIO_IO<7> LOC = J34;> [system.ucf(128)]' could not be found
and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<7>
IOSTANDARD=LVCMOS33;> [system.ucf(129)]: NET "xps_gpio_0_GPIO_IO<7>" not
found. Please verify that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<7> PULLDOWN;>
[system.ucf(130)]: NET "xps_gpio_0_GPIO_IO<7>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<7> SLEW=SLOW;>
[system.ucf(131)]: NET "xps_gpio_0_GPIO_IO<7>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net xps_gpio_0_GPIO_IO<7> DRIVE=2;>
[system.ucf(132)]: NET "xps_gpio_0_GPIO_IO<7>" not found. Please verify
that:
1. The specified design element actually exists in the original design.
2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
'TS_sys_clk_pin', was traced into PLL_ADV instance
clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
groups and period specifications were generated at the PLL_ADV output(s):
CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
* 1.25 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FD
RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
"clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV".
This attribute will be ignored.

Partition Implementation Status
-------------------------------

No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
Number of errors: 40
Number of warnings: 22

Total REAL time to NGDBUILD completion: 14 sec
Total CPU time to NGDBUILD completion: 13 sec

One or more errors were found during NGDBUILD. No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

Ram
0 Kudos