UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
7,008 Views
Registered: ‎08-30-2007

how to make a io port as a input one

my EDK is 9.1i,  after add the GPIO for AD, try to make the input port named AD_GPIO_in ,   then I generate netlist ,but there always be a error:
 
ERROR:MDT - INST:AD PORT:GPIO_in CONNECTOR:AD_GPIO_in - E:\FPGA\system.mhs line
   332 - No driver found!
 
when i change the port to AD_GPIO_d_out ,  then it is ok ,  i don't know why i can not make a port as a input port ,  could you do me a favor ?
 
I am a new ,so thanks a million for your help
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
6,998 Views
Registered: ‎08-15-2007

Re: how to make a io port as a input one

Can you paste portions of the MHS file (The GPIO instance and the port for AD_GPIO_In).
0 Kudos