We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
My EDK version is 12.3,I use spartan6(xc6slx484fgg-45t-3);the intc 2.01a has two interrupt source,one is external pin(connected to tms320c6455's GPIO),the other come from an counter 's the last bit,such as bit for a 27bit counter;and the signal can be snapped by chipscope,but the interrupt controller has no output when the input has became to "1" ; but when the gpio is become high, the intc's output is high.I don't know why .