UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
424 Views
Registered: ‎04-11-2016

lmb_subsys_dlmb_bus: generic

Hi,

1GB DDR3RAM from micron used in this reference design is not available in the market but only 2 GB.

https://www.xilinx.com/support/documentation/application_notes/xapp1199-smpte2022-56-over-ip.pdf

 

So, I change mig setting from 1G to 2G DDR3RAM.

 

but now in SDK there is extra another parameter comes (lmb_subsys_dlmb_bus generic: see mark with red in attachment) and download.bit is not generating in sdk.

 

What is the reason?

 

I have also attached microblaze part of the program in attchment.

 

P.S. While configuring fpga with sdk it configure with exported file from vivado and not with download.bit file but it works when I run from gui.

 

0 Kudos