cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
339 Views
Registered: ‎10-29-2019

.xpfm not created and make error in vitis2020.1

Hi,

I have a design based on the microblaze ipcore in kintex7 fpga board. From the github we got the bad pixel correction code , which we edited and converted to an ipcore using Vitis HLS 2020.1. The ipcore is added to the microblaze design and bitstream was generated successfully. Then after exporting to hardware, we launched the vitis 2020.1 and an application project was created. On building the project we got the following error. Its a make error. How we should solve this? Whether we should make corrections in block design or at the Vitis side. Something we have found is that .xpfm file is not generated ? Why did it happen if exporting hardware went successfully?

Untitled23.jpg
Untitled24.jpg
0 Kudos
1 Reply
marcb
Moderator
Moderator
253 Views
Registered: ‎05-08-2012

Hi anjumohan@cdac.in 

Can you see if the suggested Makefile edit from the below topic works for you?

https://forums.xilinx.com/t5/High-Level-Synthesis-HLS/Create-IP-AXI4-Lite/td-p/1139280

 

---------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------
0 Kudos