cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
935 Views
Registered: ‎06-27-2018

AXI Traffic Generator Linux Driver Bug

Jump to solution

Hello,

It would be good if on each driver wiki site the actual test procedure is described (what CPU & Linux Kernel, Board etc).
For example I believe that the traffic generator driver was not tested on Zynq UltraSCALE+ MPSoCs:
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841713/Linux+Trafficgen+Driver

If the atg user space example is taken from here:
https://xilinx-wiki.atlassian.net/wiki/download/attachments/18841713/atg_test.c?version=1&modificationDate=1536676101656&cacheVersion=1&api=v2

There will be a segmentation fault on the 2nd write to the cram on Line 224:

[ 1290.250775] Unable to handle kernel paging request at virtual address ffffff800aa8a012
[ 1290.258716] Mem abort info:
[ 1290.261508] Exception class = DABT (current EL), IL = 32 bits
[ 1290.267424] SET = 0, FnV = 0
[ 1290.270476] EA = 0, S1PTW = 0
[ 1290.273618] Data abort info:
[ 1290.276485] ISV = 0, ISS = 0x00000061
[ 1290.280319] CM = 0, WnR = 1
[ 1290.283282] swapper pgtable: 4k pages, 39-bit VAs, pgd = ffffff8008f85000
[ 1290.290074] [ffffff800aa8a012] *pgd=000000007fefe003, *pud=000000007fefe003, *pmd=000000007cfb1003, *pte=00e80000a000a707
[ 1290.301038] Internal error: Oops: 96000061 [#1] SMP
[ 1290.305903] Modules linked in: udmabuf(O) uio_pdrv_genirq [last unloaded: udmabuf]
[ 1290.313479] CPU: 3 PID: 2155 Comm: atg_test.elf Tainted: G O 4.14.0-xilinx-v2018.3 #1


Would it be possible that the maintainer of the driver contacts me?

Best regards,

Marco

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
644 Views
Registered: ‎02-15-2018
0 Kudos
6 Replies
Highlighted
Moderator
Moderator
823 Views
Registered: ‎10-30-2017

Hi marco.hoefle@avnet.eu ,

Thank you for reporting this. I have designed the vivado project and building the petalinux to test the driver. I will update you as soon as possible. 

Best Regards,
Srikanth
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.

0 Kudos
Highlighted
778 Views
Registered: ‎06-27-2018

Hello Savula,

I could provide you designs for the ZCU102 or the Ultra96, what Board do you have?

Best regards

Marco

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
675 Views
Registered: ‎02-18-2014
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
645 Views
Registered: ‎02-15-2018
0 Kudos
Highlighted
632 Views
Registered: ‎06-27-2018

Hello Appanad,

with kernel 4.19 coming with Petalinux 2019.1 no Kernel crashes occur. There were some changes on the driver which might have fixed it:

https://github.com/Xilinx/linux-xlnx/commits/master/drivers/misc/xilinx_trafgen.c

However, the test you send I needed to modifiy as the traffic generator is on a differnet address and the BRAM location as well.

The modified version didn't work yet.

Screenshot from 2019-06-28 08-54-18.png

Screenshot from 2019-06-28 08-55-14.png

Screenshot from 2019-06-28 08-55-36.png

Using system ILA I see that write/read data does not match which is what your test sais as well.

I believe it is due to the 128bit configuration of the ATGs.

 

 

 

 

 

 

 

 

 

0 Kudos
Highlighted
617 Views
Registered: ‎06-27-2018

32 bit AXI Master inteface works now with the updated test routine and with kernel 4.19.

To stress the system 128 bit would benificial and this is not working.

0 Kudos