We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer nischitha
Registered: ‎10-30-2018

Configuration of customized DDR4 memory part

We have a customised DDR4 memory part for our custom board which of 4GB. We have made the appropriate configuration in Xilinx Vivado tool 2018.2 for device XAZU5EV-SFVC784-1Q-q. The configuration changes has been attached which ensures DDR4 size as 4GB.

When this .hdf file is imported to our customised BSP (Petalinux 2018.2), the automatically generated system-top.dts shows "reg" value as shown in screenshot which is attached to this post.

Can you explain the significance of 4 sets in each tuple of "reg"? What should be the "reg" value of memory node for 4GB? What configuration should be done in Vivado?

It will be very helpful if you can guide us in right direction as soon as possible.

Screenshot from 2019-01-10 20-01-14.png
0 Kudos